- Industri: Semiconductors
- Number of terms: 7260
- Number of blossaries: 0
- Company Profile:
Texas Instruments (TI) designs and manufactures analog and digital semiconductor IC products for the world market. In addition to analog technologies, digital signal processing (DSP) and microcontroller (MCU) semiconductors, TI designs and manufactures semiconductor solutions for analog and digital ...
A field that determines the internal transmit clock duty cycle. At reset, CLKDV = 00011.
These bits are stored in the buffered serial port (BSP) control extension register (SPCE).
Industry:Semiconductors
A screen format that provides windows, menus, dialogue boxes, icons, lists, and options that allow you to start a programme or perform a task by pointing to a pictorial representation, selecting an item using a mouse, or using a keyboard.
Industry:Semiconductors
A field that determines the status of the frame synchronisation pulses. At reset, FSP = 0. This bit is stored in the BSP control extension register (SPCE).
Industry:Semiconductors
A screen icon that identifies the current field in the active window.
Industry:Semiconductors
A field that enables and/or disables an interrupt from a host processor to the DSP. The DSPINT bit is written from the host processor; a DSP write has no effect on the DSPINT bit. When DSPINT = 1, a DSP interrupt is generated. The host must write a 0 to the DSPINT bit while writing to the byte ordering bit (BOB) or DSP-to-host processor interrupt (HINT) bit, so that the host does not provoke an unwanted DSP interrupt. This bit is stored in the host port interface control (HPIC) register.
Industry:Semiconductors
A section from an object file that is linked into an executable module.
Industry:Semiconductors
A field that enables/disables circular buffer 1. At reset, CENB1 = 0. This bit is stored in the circular buffer control register (CBCR).
Industry:Semiconductors
A section of cache memory. Each block has an associated tag register and is divided into four subblocks. Cache memory is allocated in block-size portions, but cache servicing is performed at the subblock level, with subblocks brought in as needed.
Industry:Semiconductors
A field that enables/disables circular buffer 2. At reset, CENB2 = 0. This bit is stored in the circular buffer control register (CBCR).
Industry:Semiconductors
A section of physical memory that is mapped into the same address range as another section of memory. A hardware switch determines which range is active.
Industry:Semiconductors
